- 您现在的位置：买卖IC网 > Sheet目录527 > SX1231-31SKB915 (Semtech)TVS
SX1231
WIRELESS & SENSING PRODUCTS
DATASHEET
5.2. Control Block Description
5.2.1. SPI Interface
The SPI interface gives access to the configuration register via a synchronous full-duplex protocol corresponding to CPOL
= 0 and CPHA = 0 in Motorola/Freescale nomenclature. Only the slave side is implemented.
Three access modes to the registers are provided:
?
?
?
SINGLE access: an address byte followed by a data byte is sent for a write access whereas an address byte is sent and
a read byte is received for the read access. The NSS pin goes low at the begin of the frame and goes high after the data
byte.
BURST access: the address byte is followed by several data bytes. The address is automatically incremented internally
between each data byte. This mode is available for both read and write accesses. The NSS pin goes low at the
beginning of the frame and stay low between each byte. It goes high only after the last byte transfer.
FIFO access: if the address byte corresponds to the address of the FIFO, then succeeding data byte will address the
FIFO. The address is not automatically incremented but is memorized and does not need to be sent between each data
byte. The NSS pin goes low at the beginning of the frame and stay low between each byte. It goes high only after the
last byte transfer.
Figure below shows a typical SPI single access to a register.
Figure 25. SPI Timing Diagram (single access)
MOSI is generated by the master on the falling edge of SCK and is sampled by the slave (i.e. this SPI interface) on the
rising edge of SCK. MISO is generated by the slave on the falling edge of SCK.
A transfer always starts by the NSS pin going low. MISO is high impedance when NSS is high.
The first byte is the address byte. It is made of:
?
?
wnr bit, which is 1 for write access and 0 for read access
7 bits of address, MSB first
The second byte is a data byte, either sent on MOSI by the master in case of a write access, or received by the master on
MISO in case of read access. The data byte is transmitted MSB first.
Proceeding bytes may be sent on MOSI (for write access) or received on MISO (for read access) without rising NSS and
re-sending the address. In FIFO mode, if the address was the FIFO address then the bytes will be written / read at the
FIFO address. In Burst mode, if the address was not the FIFO address, then it is automatically incremented at each new
byte received.
Rev. 7 - June 2013
Page 46
www.semtech.com
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
SX1240SKA433
TVS
SX1701BI085TRT
IC AMP 2.5GHZ 5.3V 16-MLPQ
TA002-10002
LED HEATSINK W/FAN 12V 40X10MM
TC620HEPA
IC TEMP SNSR 5V DUAL TRIP 8-DIP
TC623CVOA713
IC TEMP SNSR 3V DUAL TRIP 8-SOIC
TC624VOA
IC TEMP SNSR PROG 2.7V 8SOIC
TC6501P125VCTTRG
IC TEMP SWTCH OPEN DRAIN SOT23A5
TCS3104FN
IC COLOR SENSOR LIGHT-VOLT 4-DFN
相关代理商/技术参数
SX1231H
制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Low Power Integrated UHF Transceiver with On-Chip 20dBm PA
SX1231HIMLTRT
制造商:SEMTECH 功能描述:290MHz- 1GHz RF Transceiver
SX1231IMLTRT
制造商:Semtech Corporation 功能描述: 制造商:Semtech Corporation 功能描述:RF Transceiver FSK/GFSK/GMSK/MSK/OOK 3.3V 24-Pin QFN EP T/R 制造商:Semtech Corporation 功能描述:IC 433/868/915MHZ TXRX 24-QFN 制造商:Semtech Corporation 功能描述:SX Series 290 to 1020 MHz 300 Kbps Low Power Integrated UHF Transceiver - QFN-24 制造商:Semtech Corporation 功能描述:GPSS WL SKU APP1, Frequency Min:433MHz, Frequency Max:915MHz, Modulation Type:FS 制造商:Semtech Corporation 功能描述:290MHz- 1GHz RF Transceiver
SX1231ITSTRT
制造商:Semtech Corporation 功能描述:LOW-POWER INTG UHF TRANSCEIVER
SX1231J
制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Low Power Integrated UHF Transceiver with On-Chip 20dBm PA
SX1231JIMLTRT
制造商:Semtech Corporation 功能描述:UHF TRANSCEIVER FOR ARIB
SX1231SKB433
制造商:Semtech Corporation 功能描述:
SX1231SKB915
制造商:Semtech Corporation 功能描述:USB KIT - SX1231 915MHZ 制造商:Semtech Corporation 功能描述:development kit